{OPENSTA_LIB_IMPORTS}
read_verilog {NETLIST_PATH}
link_design {DESIGN_TOP}
create_clock -name clk -period 1 [get_ports {{{CLK_PORTS}}}]
report_checks -unconstrained > {DELAY_RPT_PATH}
